

```
module ..... ;
end module
```

```
task ..... ;
end task
```

used regarding memory

```
function ..... ;
end function
```

$$y_1 = x_1 \cdot \overline{x_2} + \overline{x_3}$$

```
begin
end
```

All operations in these brackets happen in sequence.


A bit may take on one of 4 logical variables.

1 0 X Z

undetermined

high impedance

Consider ROM



```
input A0, A1, A2, A3;
output D0, D1, D2, D3;
```

Variables must be declared at the beginning of the module

If we had RAM memory, then we would declare the D0, D1, D2, D3. as

```
inout D0, D1, D2, D3;
```

Initialization of the input takes place outside the module

```
A0 = 1;
A1 = 0;
module memory;
:
```

note: A0 → 3 are initialized outside the module, b/c they depend not on the module, but rather on what is inputted to the module. D00 → D3 are declared as in the module b/c it is part of the module.

```
reg D00 = 0;
    D01 = 1;
    D02 = 0;
    D03 = 0;
    D10 = 1;
    D11 = 0;
    D12 = 0;
    D13 = 0;
```

also assigns variable.